Abstract. We present an AC 1 (logDCFL) algorithm for checking LTL formulas over finite paths, thus establishing that the problem can be efficiently parallelized. Our construction provides a foundation for the parallelization of various applications in monitoring, testing, and verification.
Yang [21] and, independently, Delcher and Kosaraju [7] have shown that monotone Boolean circuits can be evaluated efficiently in parallel if the graph of the circuit has a planar embedding. Unfortunately, this condition is already violated in the simple example of Figure 1 . Individually, however, each operator results in a planar circuit: for example, d U e results in e 0 ∨(d 0 ∧(e 1 ∨(d 1 ∧. . .) · · · ). The complete formula thus defines a tree of planar circuits.
Our path checking algorithm works on this tree of circuits. We introduce a contraction technique that combines a parent node and its children into a single planar circuit. Simple paths in the tree immediately collapse into a planar circuit; the remaining binary tree is contracted incrementally, until only a single planar circuit remains. The key insight of our solution is that the contraction can be carried out as soon as one of the children has been evaluated. Because no evaluated child has to wait for the evaluation of its sibling before it can be contracted with its parent, we can contract a fixed portion of the nodes in every sequential step, and therefore terminate in at most a logarithmic number of steps.
The path checking problem can, hence, be parallelized efficiently. In addition to planarity, our construction maintains some further technical invariants, in particular that the circuits have all input gates on the outer face. Analyzing this construction, we obtain the result that the path checking problem is in AC 1 (logDCFL).
Preliminaries
Linear-Time Temporal Logic. We consider specifications in linear-time temporal logic (LTL). We apply the usual finite-path semantics with a weak and a strong version of the Next-Operator [16] . Let P be a set of atomic propositions. The formulas of LTL are defined inductively as follows: For each atomic proposition p ∈ P p and ¬p are LTL formulas. If φ and ψ are LTL formulas, then so are φ ∧ ψ, φ ∨ ψ, X ∃ φ, X ∀ φ, φ U ψ, and φ R ψ .
LTL formulas are evaluated over computation paths. A path ρ = ρ 0 , . . . , ρ n−1 is a sequence of states where each state ρ i for i = 0, . . . , n − 1 is a valuation ρ i ∈ 2 P of the atomic propositions. The length of ρ is n and is denoted by ρ . The suffix of ρ at position i, 0 ≤ i < n, is denoted by ρ i . The empty path is denoted by .
Given an LTL formula φ, a nonempty path ρ = satisfies φ, denoted by ρ |= φ, if one of the following holds:
-φ ∈ P and φ ∈ ρ 0 , -φ = ¬p and p ∈ ρ 0 , -φ = φ l ∧ φ r and ρ |= φ l and ρ |= φ r , -φ = φ l ∨ φ r and ρ |= φ l or ρ |= φ r , -φ = X ∃ ψ and ρ 1 |= ψ and
The semantics of LTL implies the expansion laws, which relate the satisfaction of a temporal formula in some position of the path to the satisfaction of the formula in the next position and the satisfaction of its subformulas in the present position:
We are interested in determining if an LTL formula is satisfied by a given path. This is the path checking problem.
Definition 1 (Path Checking Problem). The path checking problem for LTL is to decide, for an LTL formula φ and a nonempty path ρ, whether ρ |= φ.
Complexity classes within P. We assume familiarity with the standard complexity classes within P. L is the class of problems that can be decided by a logspace restricted deterministic Turing machine. logDCFL is the class of problems that can be decided by a logspace and polynomial time restricted deterministic Turing machine that is equipped with a stack. AC i , i ∈ N, denotes the class of problems decidable by polynomial size unbounded fan-in Boolean circuits of depth log i , where the depth of a circuit is the length of a longest directed path in the circuit. AC is defined as i∈N AC i . Throughout the paper, all circuits are assumed to be uniform in the sense that the circuit for inputs of length n can be generated by a deterministic Turing machine using space log(n). It holds that
Given a problem P and a complexity class C, P is AC 1 Turing reducible to C (denoted as P ∈ AC 1 (C)) if there is a family of AC 1 circuits with additional unbounded fan-in C-oracle gates that decides P . It holds that
Monotone Boolean circuits. A monotone Boolean circuit Γ, γ consists of a set Γ of gates and a gate labeling γ. For a set of gates G, const(G) denotes the set of all constant gates in G.
In the following, we assume that all circuits are monotone Boolean circuits. We omit the labeling whenever it is clear from the context and identify the circuit with its set of gates. We will often analyze subcircuits which are only well-defined in the context of the full circuit. We call such subcircuits partial circuits: Given a circuit C = Γ, γ , a partial circuit is a circuit D = ∆, δ with ∆ ⊆ Γ and δ = γ| ∆ . The gates in {g ∈ Γ \ ∆ | ∃h ∈ ∆. h · g} are called the variable gates of D. For a variable gate g of D, we define δ(g) = ⊥. If C is clear from the context, we refer to D as ∆.
Circuit evaluation. The evaluation of a circuit Γ, γ is the (unique) circuit Γ, γ where for each gate g ∈ Γ the following holds:
-γ (g) = 0 iff γ(g) = and, l, r and γ (l) = 0 or γ (r) = 0, -γ (g) = 1 iff γ(g) = and, l, r and γ (l) = 1 and γ (r) = 1, -γ (g) = id, l iff γ(g) = and, l, r and γ (l) ∈ {0, 1} and γ (r) = 1, -γ (g) = id, r iff γ(g) = and, l, r and γ (r) ∈ {0, 1} and γ (l) = 1, -γ (g) = 0 iff γ(g) = or, l, r and γ (l) = 0 and γ (r) = 0, -γ (g) = 1 iff γ(g) = or, l, r and γ (l) = 1 or γ (r) = 1, -γ (g) = id, l iff γ(g) = or, l, r and γ (l) ∈ {0, 1} and γ (r) = 0, -γ (g) = id, r iff γ(g) = or, l, r and γ (r) ∈ {0, 1} and γ (l) = 0, -γ (g) = γ (s) iff γ(g) = id, s and γ (s) ∈ {0, 1}, and
A circuit is evaluated if all constant gates are sink gates. In an evaluated circuit, all gates that do not depend on variable gates are constant. Hence, a full circuit evaluates to a constant circuit; for a partial circuit, a subset of the gates is relabeled: some and -/or -/id -gates are labeled as constant or id -gates. In the construction presented in this paper, we evaluate circuits in several stages by evaluating partial circuits. In this process, the evaluation of a partial circuit includes substituting the partial circuit by its evaluation within the full circuit. Since the evaluation of a partial circuit is a local operation, disjoint partial circuits can be evaluated in parallel.
The problem of evaluating monotone planar circuits has been studied extensively in the literature. Our construction is based on the evaluation of one-inputface planar circuits:
Given a circuit G = Γ, γ with variable gates X, the graph gr(G) of G is the directed graph V, E , where
A circuit C is planar if there exists an planar embedding of the graph of C. The input gates of C are all constant and all variable gates of C. A planar partial circuit is one-input-face if there is a planar embedding such that all input gates are located on the outer face.
In the following, we abbreviate evaluated circuit as EV and one-input-face planar as OIF, using the terms EV and OIF for the circuits as well as for the corresponding property of a circuit. Note that an EV circuit with all variables on the outer face is OIF. The evaluation of full OIF circuits can be parallelized efficiently. We make use of a result by Chakraborty and Datta [5] :
Theorem 1 (Chakraborty and Datta 2006) . The problem of evaluating a full OIF circuit is in logDCFL.
Using standard techniques for partial circuits [15] , the theorem generalizes from full to partial circuits: Corollary 1. The problem of evaluating an OIF circuit is in logDCFL.
Proof. We first assign the Boolean constant 1 to all variable gates. Each gate that evaluates to 0 is turned into a 0 constant gate. Next, we assign 0 to all variable gates. Each gate that evaluates to 1 is turned into a constant gate with value 1. Since the values of the remaining gates depend on the variables, they are simply copied. If one of the latter gates depends on a constant gate, the dependency is removed by changing such a gate into an id -gate.
From LTL to Circuits
In this section, we provide an L many-one reduction from the path checking problem of LTL to the problem of evaluating monotone Boolean circuits.
Given an LTL formula φ and a path ρ, we define a circuit C(φ, ρ) = Γ, γ such that ρ |= φ if and only if a distinguished result gate c 0,0 is mapped to 1 in the evaluation of C(φ, ρ). The circuit is constructed by unrolling φ on ρ into a DAG according to the expansion laws.
Definition 2. Given an LTL formula φ and a path ρ, the circuit C(φ, ρ) = Γ, γ is defined as follows. Let φ 0 , . . . , φ m−1 (with φ 0 = φ) be the subformulas of φ and let ρ = ρ 0 , . . . , ρ n−1 . The set of gates Γ = i=0,...,m−1 j=0,...,n−1 C i,j contains for each subformula φ i and each path position 0 ≤ j < n the set C i,j of gates defined below: 
for 0 ≤ j < n:
-γ(c i,j ) = 1 for either φ i = p and p ∈ ρ j or φ i = ¬p and p ∈ ρ j , p ∈ P , -γ(c i,j ) = 0 for either φ i = p and p ∈ ρ j or φ i = ¬p and p ∈ ρ j , p ∈ P , -γ(c i,j ) = and , c l,j , c r,j for φ i = φ l ∧ φ r , and -γ(c i,j ) = or , c l,j , c r,j for φ i = φ l ∨ φ r . Lemma 1. The size of C(φ, ρ) is polynomial in ρ and φ . Moreover, in the evaluation of C(φ, ρ) the gate c 0,0 is labeled with the constant 1 if and only if ρ |= φ.
In the remainder of the paper, we fix the formula φ and the path ρ, and refer to the circuit C(φ, ρ) as C. We now provide an embedding of C.
The embedding Emb C : gr(C) → 2 R×R is defined by Emb C (c i,j ) = { j, depth(φ i ) } and Emb C (c i,j ) = { j + 0.5, depth(φ i ) }, where depth(φ i ) denotes the nesting depth of φ i in φ. An edge of gr(C) is embedded to the line segment between the points onto which the incident nodes are embedded.
In general, Emb C is not planar. However, for each subformula φ i , i = 1, . . . m − 1, we can identify a planar subcircuit µ i = j=0,...,n−1 C i,j , which we call the module of φ i . Corresponding to the formula structure, the modules form a module tree M = M, E , where M = {µ i | i = 0, . . . , m − 1} and
µ7 µ8 µ2 µ5 µ6 Fig. 2 . A schematic illustration of the circuit and the module tree for a formula φ and a path of length six.
Note that the modules are pairwise disjoint. A schematic illustration of an example circuit and the module tree is shown in Figure 2 . Figure 3 shows the partial circuit that corresponds to a single branch of the module tree from the example of Figure 2 .
Our evaluation algorithm, which will be presented in the following section, uses the fast evaluation of OIF circuits from Corollary 1 to evaluate subcircuits of C. The following lemma establishes the connection between the embedding Emb C and the module tree M that will allow for the application of Corollary 1 to increasingly larger subtrees of M.
Lemma 2. For a directed path π ⊆ M in the tree M, the circuit P = m∈π m is planar. If P is EV and all variable gates in P belong to the terminating module of π then P is OIF. This property is stable under evaluation of partial circuits of C.
Proof. The first sentence follows directly from the definition of Emb C . The second sentence follows from the definition of Emb C and the observation that an EV circuit with all variables on the outer face is OIF. For the proof of the third sentence, note that evaluation does not add any edge to gr(C). If the graph of P was planar (OIF) before the evaluation, it is planar (OIF) after the evaluation of any partial circuit of C. c8,0 c8,1 c8,2 c8,3 c8,4 c8,5
Fig . 3 . The partial circuit for the modules µ0, µ1, µ4, µ8 from the example in Figure 2 . The circuit is planar because the modules form a directed path in M. Braces denote orgates, angle brackets denote and -gates, and square brackets denote id -gates. Variable gates are shown in gray. For constant gates the labeling is omitted.
The Evaluation Algorithm
We now present our circuit evaluation algorithm. The problem of evaluating the circuit C from Section 2 is AC 1 Turing reduced to the evaluation problem for OIF circuits. Our algorithm repeatedly evaluates subcircuits of C. In the following, we always refer to the current circuit as C.
The central data structure of our algorithm is the evaluation tree M , which is the quotient of M with respect to an equivalence . As the algorithm progresses, more and more of the modules are collected into single nodes of M .
We define as an equivalence relation on the modules of M such that the equivalence classes of are full subtrees, i.e., for each equivalence class τ and each node t ∈ τ , either each child or no child of t in M is in τ . For a node ν of M we denote the circuit m∈ν m by cir(ν). We call the nodes of M the enodes. An enode ν is called constant if cir(ν) is constant.
Initially, each simple path in M forms a class. Starting from the leaves of M , our algorithm then evaluates the circuits corresponding to adjacent enodes and updates by collapsing the equivalence classes.
Throughout this process, we maintain the invariant that, for every enode, the corresponding partial circuit is OIF. This allows us to apply the evaluation algorithm from Corollary 1 on the partial circuit and, hence, perform the contraction within logDCFL. The process ends when M has been contracted into a single class. At that point, C is fully evaluated.
To ensure the invariant, we maintain that the equivalence relation is wellformed, as specified in the following definition: Definition 3. The equivalence relation is well-formed if for each enode α of M it holds that -cir(α) is EV, -α is a full subtree of M, and -α is either a leaf or there is a single module bo(α) ∈ α such that there are modules b, c ∈ M with b = c, b, c / ∈ α, and a, b ∈ E and a, c ∈ E.
Together with Lemma 2, well-formedness ensures that for each enode, the corresponding circuit is OIF.
Lemma 3. Let be well-formed and let α be an enode of M . It holds that -M is a full binary tree, -the circuit cir(α) is OIF, and -if α is a leaf in M then α is constant.
Proof. Since enodes are full subtrees of M, the modules b and c from Definition 3 belong to different enodes. Each enode is therefore either a leaf or has exactly two child enodes. Hence, M is a full binary tree. The uniqueness of bo(α) implies that all variable gates of cir(α) belong to bo(α). Since cir(α) is EV, all but the ancestor enodes of bo(α) are constant. Hence, all non-constant modules in α are on the directed path from the root of α to bo(α). Since cir(α) is EV, we conclude, by Lemma 2, that cir(α) is OIF. If α is a leaf in M , then cir(α) has no variable gates. Then α is constant, because cir(α) is EV.
Initialization. Initially, is set to be the reflexive, symmetric, and transitive closure of , where a b iff (a, b) ∈ E and there is no c different from b s.t. (a, c) ∈ E.
X ∃ and X ∀ operators in the LTL formula give rise to modules with only a single child in M. The initialization of via causes the corresponding simple paths in M to collapse, such that M is a full binary tree. Note that all classes of are subtrees of M.
To ensure well-formedness, we evaluate (in parallel) all non-singleton enodes that contain constants. These are exactly the enodes that correspond to modules originating from X ∃ and X ∀ operators stacked upon a single constant module. From the definition of Emb C it is clear that those nodes are OIF and thus the evaluation can be performed in parallel within logDCFL, by using Corollary 1.
Lemma 4. After the initial evaluation, is well-formed.
Tree contraction. Each contraction step combines a leaf enode of M with its parent and its sibling into a single enode. Well-formedness is preserved by evaluating the circuit of the resulting enode.
Lemma 5. Let M be well-formed. Given an enode α of M with child enodes β and γ. Let β be a leaf enode. The evaluation of cir(α ∪ β ∪ γ) can be performed in logDCFL. Updating such that α β γ preserves well-formedness of M .
Proof. Let A = α ∪ β ∪ γ. cir(α) is OIF and β is constant. Thus the circuit cir(α∪β∪const(γ)) is OIF and can be evaluated in logDCFL. After the evaluation, since cir(γ) is EV, all constants in cir(A) are sinks, and, hence, cir(A) is EV. M is a full binary tree. Thus the enodes α, β, γ together form a full subtree in M . M is the quotient of M, and α, β, and γ are each full subtrees of M. It follows that A is a full subtree in M as well. In the subtree A of M, the module bo(α) is an internal node. Since β is a leaf, bo(β) does not exist. If γ is a leaf, A also becomes a leaf. Otherwise, bo(A) = bo(γ).
Since, as we show in the following lemma, we can a contract a constant portion of the enodes in parallel, the time consumed for the full contraction is logarithmic in the size of M.
Lemma 6. The circuit C(φ, ρ) can be evaluated within AC 1 (logDCFL).
Proof. First, number the enodes of M that have a child that is a leaf from left to right (using depth first search on the tree, starting with 1) in L. Then, on every odd-numbered enode, apply Lemma 5. Since the involved circuits are disjoint for all odd-numbered enodes, all applications of Lemma 5 can be performed in parallel. This eliminates at least
leaves from the tree resulting in a tree M with M ≤ 3/4 M . Iterating this procedure leads in O(log M ) steps to a single leaf enode. At this point, C(φ, ρ) is fully evaluated. The whole procedure can be implemented as an AC 1 circuit with logDCFL oracle gates.
The reduction circuit operates in stages. Each stage is structured as follows: an L oracle gate that takes the current M as input identifies the sets of enodes to be contracted on the current stage and feeds these into logDCFL oracle gates that implement Lemma 5. The remaining enodes are just copied. The output of the stage is the updated version of M . Since L ⊆ logDCFL, each stage is of constant depth. A logarithmic number of sequential stages is stacked upon an initialization step that consists of a single L oracle gate that initializes M from φ and ρ and parallel logDCFL oracle gates that evaluate enodes that initially are simple paths in M.
Applying the evaluation algorithm to the circuit defined in Definition 2, we obtain an AC 1 (logDCFL) solution to the path checking problem.
Theorem 2. The LTL path checking problem is in AC 1 (logDCFL).
Proof. Given an LTL formula φ and a path ρ. In L build the circuit C(φ, ρ). Apply Lemma 6. The value of c 0,0 is the result.
Conclusions
We have presented a positive answer to the question whether LTL can be checked efficiently in parallel on finite paths. Our construction can, for example, be used in hardware-based monitors to reduce the time needed to evaluate a block of path positions from linear to just logarithmic. The LTL path checking problem is closely related to the membership problems for the various types of regular expressions: the membership problem is in NL for regular expressions [14] , in logCFL for semi-extended regular expressions [20] , and P-complete for star-free regular expressions and extended regular expressions [19] . Of particular interest is the comparison to the star-free regular expressions, since they have the same expressive power as LTL on finite paths [16] . With AC 1 (logDCFL) vs. P, our result demonstrates a computational advantage for LTL.
Tight bounds for the complexity of LTL path checking remain a challenging open problem. There is some hope to further reduce the upper bound towards NC 1 , the currently known lower bound, because our construction relies on the algorithm by Chakraborty and Datta (cf. Theorem 1) for evaluating monotone Boolean planar circuits with all constant gates on the outer face. The circuits that appear in our construction actually exhibit much more structure. However, we are not aware of any algorithm that takes advantage of that and performs better than logDCFL.
